GaN/Si Epitaxy

100V~600V GaN-on-Si epi wafer

• SPC control
• Professional services team with mass production experience
• Product without patent infringement as we know
• Fully control the epi quality by surface mapping and XRD test
• Low wafer bowing reduce crack risk during device process
• Low defect trap to avoid current collapse
• Low sheet resistance to improve device current density